Post by Andrew Chan Yik Hong

Semiconductor & Technology Strategy | AI, Industrial Policy & Global Supply Chains | Former Executive Director, Malaysia Semiconductor Industry Association | Speaker & Ecosystem Builder

TSMC’s “Three-Layer Cake” Blueprint. The AI Three Layer Cake is TSMC’s vision of the future of chip design, focusing on the integration of compute transistors, 3D integration packaging and photonics optical transmission. Layer 1️⃣ Compute. TSMC's future competitiveness is no longer only about transistor shrink, but about building a long-duration process ecosystem around N2, N2P, N2X and A16. A16, with Super Power Rail backside power delivery, targets AI/HPC chips where power delivery and routing congestion are becoming as important as transistor density. This keeps TSMC at the center of premium AI wafers. Layer 2️⃣ Integration. AI chips are becoming too large and too memory-hungry to scale only through transistor shrink. They need larger packages, more HBM stacks, more chiplets and tighter interconnect. Enter TSMC's Chip-on-Wafer-on-Substrate (CoWoS), System on Integrated Chips (SoIC) & Chip-on-Panel-on-Substrate (CoPoS). Advanced packaging has become a strategic advantage for TSMC. Layer 3️⃣ Connectivity. AI data centres are increasingly shifting from being compute-constrained to connectivity-constrained. Data movement within and between racks has become a key bottleneck. TSMC's Compact Universal Photonic Engine (COUPE) can become the mainstream CPO platform. COUPE bonds electronic ICs and photonic ICs using hybrid bonding, adds micro-lenses and Fiber Array Units (FAUs), and allows customers to integrate optical engines with CoWoS as the industry moves from Near-Package Optics (NPO) toward Co-Package Optics (CPO). Similar to other market leaders like Nvidia, TSMC is positioning itself across the entire stack, from pure foundry to an AI manufacturing operating system. I share semiconductor, AI and technology insights every day. Follow me 👉 Andrew Chan Yik Hong. For strategic perspectives on geopolitics, global supply chains, industrial policy and the business of technology shaping the semiconductor ecosystem. Ring the bell 🔔 to stay connected to the latest shifts across the global ecosystem. 💬 If this post resonates with you, re-post, leave a comment or drop a like. I look forward to hearing your thoughts.

Post content