Da Nang City, Vietnam
Memory layout design at cells, block level in many process from 65 - 5nm.
Verilog modeling and debugging function of IP
Reliability prevent and verification especially EMIR in many process.
RelatedIn is the world's largest professional network on the internet. Join to connect with professionals, find jobs, and learn new skills.