Bengaluru, Karnataka, India
Collaborated on refining RTL implementations and aligning with ASIC design flows, addressing complex project requirements with precision. Academic foundations include a Master’s in Electronics Design Technology from NIELIT and a B.Tech in Electronics and Communications Engineering. Proficient in RTL design, digital circuit design, and FPGA workflows, committed to delivering robust, scalable solutions for the semiconductor industry.