San Jose, California, United States
ASIC Design Verification Engineer with 13+ years of experience in functional verification across server, modem, switch, and mobile SoCs. Specialized in PCIe Root Complex, Endpoint, and PHY verification from IP to subsystem and SoC, with extensive experience in verification planning, UVM/OVM methodologies and coverage-driven verification.